Physical Design Engineer

Eridu AI India Private Limited, a wholly owned subsidiary of Eridu Corporation, Saratoga, California, USA, is looking to hire highly motivated and talented professionals for its R&D center in Bengaluru to join our world-class team.

Eridu AI is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training and inference for large-scale AI models. Today's AI performance is frequently limited by system-level bottlenecks. Eridu AI delivers multiple industry-first innovations across semiconductors, software, and systems to unlock greater GPU utilization, reduce capital and power costs, and maximize data center efficiency. The company's solutions and value proposition have been validated by several leading hyperscalers.

The company is led by a veteran team of Silicon Valley executives and engineers with decades of experience in state-of-the-art semiconductors, optics, software, and systems, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (World's leading micro-LED company and developer of the first augmented reality contact lens).

Visit our website eridu.ai to learn more about our impressive list of investors, advisors and leadership team.

• Define the Physical Assembly of SOC. involving all aspects of physical design functions such as P&R, timing, floorplan, clocking, electrical analysis, and power.
• Proficiency in Synthesis design constraints (SDC).
• Design and Architect Top Level and block Level Floor planning of the entire SoC.
• Sound Proficiency in either Innovus or Synopsys Fusion Compiler required. Proficiency in synthesis, Floor planning Power Planning and Timing closure are required.
• Prior experience with large skew optimized clock tree designs like H-Tree preferred. Clock Grid exposure is a plus.
• Work extensively with Micro-architects to perform feasibility studies and explore performance, power & area (PPA) tradeoffs for design closure.
• Develop physical design methodologies and customize recipes across various implementation steps to optimize PPA.
• Work with a multi-functional engineering team to implement and validate physical design by running all signoff flows such as Timing, Power, EM/IR, PDV.

• Master's Degree or bachelor's degree in EE with a minimum of 10+ years of experience.
• Knowledge using synthesis, place & route, analysis and verification CAD tools.
• Familiarity with logic & physical design principles to drive low-power & higher-performance designs.
• Fluency in scripting in some of these languages: Unix, Perl, Python, and TCL.
• Good understanding of device physics and experience in deep sub-micron technologies 7nm or below.
• Knowledge of Verilog and System Verilog.
• Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
• Ability to work well in a team and be productive under aggressive schedules.
• Prior experience of multiple tape-out in deep submicron 7nm or below is required.

At Eridu, you'll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI networking solutions, transforming data center capabilities.

The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.