Search by job, company or skills

Fresher
Not Disclosed
Early Applicant
  • Posted 19 days ago
  • Be among the first 10 applicants

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Position: Lead Product Engineer

Grade: T3

Experience: 4-7 Yrs

Location: Noida

Position Description:

This Job involves product engineer role for Synthesis flows including LEC and CLP.

- Needs to work on synthesis engagement - address issue related to synthesis, LEC and CLP .
- Should work as individual contributor and be a team player and need to co-ordinate with cross geographic teams to address the issues .

Position Requirements:

Education qualification requirement :

B.E/B.Tech/M.Tech in Electrical, Electronics or Computer Science Engineer from reputed institute with good academic credential.

Experience requirement :

- Good understanding of HDLs (Verilog, SystemVerilog and/ or VHDL) is MUST
- RTL design and synthesis concepts is required.

- Understanding of low-power concepts and leakage and dynamic power optimization concepts

- Experience in Synthesis , LEC , CLP and PnR(not mandatory)
- Strong analytical and problem solving skills required
- Experience in process automation with PERL or Tcl scripting is required.

- He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design problems using these tools

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:
Function:
Employment Type:

Key Skills

synthesis concepts

HDLs Verilog

leakage and dynamic power optimization

low-power concepts

Similar Jobs

Bengaluru, India
Skills:
HDL - Verilog, Logic Design, Tcl, shell scripting, System Verilog, Perl, Synthesis, EDA Tools, Genus Synthesis Solution, low power design, Cadence Tools, Physical Design, formal verification, Timing Closure
Bengaluru
Skills:
HDL - Verilog, Logic Design, shell scripting, Tcl, System Verilog, EDA Tools, Synthesis, Genus Synthesis Solution, low power design, Cadence Tools, Physical Design, Automation skills using Perl, formal verification, Timing Closure