Search by job, company or skills

Quest Global

Lead Engineer -STA

Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted 4 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Requirements

At Quest Global, it's not just what we do but how and why we do it that makes us different. With over 25 years as an engineering services provider, we believe in the power of doing things differently to make the impossible possible. Our people are driven by the desire to make the world a better place—to make a positive difference that contributes to a brighter future. We bring together technologies and industries, alongside the contributions of diverse individuals who are empowered by an intentional workplace culture, to solve problems better and faster.

Key Responsibilities

4 years of professional experience in supporting block-level and full chip timing analysis and closure activities.

  • Hands-on experience on:
  • Setup/Hold analysis
  • MCMM timing environments
  • ECO closure support.
  • Good understanding of:
  • Timing fundamentals
  • Clock tree concepts
  • Basic signal integrity impact.
  • Experience in one or two Tape Out.
  • Must have experience in Synopsys-Primetime, Cadence Design Systems-Tempus.
  • Familiarity with ICC2/Innovus is an added advantage.

We are known for our extraordinary people who make the impossible possible every day. Questians are driven by hunger, humility, and aspiration. We believe that our company culture is the key to our ability to make a true difference in every industry we reach. Our teams regularly invest time and dedicated effort into internal culture work, ensuring that all voices are heard.

We wholeheartedly believe in the diversity of thought that comes with fostering a culture rooted in respect, where everyone belongs, is valued, and feels inspired to share their ideas. We know embracing our unique differences makes us better, and that solving the worlds hardest engineering problems requires diverse ideas, perspectives, and backgrounds. We shine the brightest when we tap into the many dimensions that thrive across over 21,000 difference-makers in our workplace.

Work Experience

  • 4 years of professional experience in supporting block-level and full chip timing analysis and closure activities.
  • Hands-on experience on:
  • Setup/Hold analysis
  • MCMM timing environments
  • ECO closure support.
  • Good understanding of:
  • Timing fundamentals
  • Clock tree concepts
  • Basic signal integrity impact.
  • Experience in one or two Tape Out.
  • Must have experience in Synopsys-Primetime, Cadence Design Systems-Tempus.
  • Familiarity with ICC2/Innovus is an added advantage.

More Info

Job Type:
Industry:
Employment Type:

About Company

Job ID: 147136555

Similar Jobs