Search by job, company or skills

Silicon Labs

Lead Engineer - Design Verification ( Low Power / UPF)

Save
new job description bg glownew job description bg glow
  • Posted 6 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

The Role :

In this role, you will work on low-power design verification for complex SoCs, ensuring robust and power-efficient silicon. You will focus on validating power intent and low-power features using UPF/CPF methodologies across the design lifecycle.

Meet the Team :

The Design Verification team collaborates closely with RTL, architecture, and physical design teams to deliver high-quality silicon. We focus on coverage-driven verification and advanced low-power methodologies.

Responsibilities :

  • Understand and verify power domains and power intent (UPF/CPF)
  • Develop and execute test plans for low-power modes and states
  • Own end-to-end DV: testbench development, testcases, assertions, debugging (RTL/UPF)
  • Drive functional and assertion coverage closure
  • Build and enhance SystemVerilog/UVM verification environments
  • Perform power-aware verification and debug complex issues
  • Collaborate with cross-functional teams and explore advanced DV methodologies

Requirement :

Minimum Qualifications:

  • BS/MS in Electrical or Computer Engineering (or related field)
  • 6–8 years of experience in design verification
  • Strong SystemVerilog/UVM skills
  • Experience with assertion-based and coverage-driven verification
  • Solid understanding of low-power design techniques
  • Experience with UPF/CPF-based verification
  • Knowledge of low-power SoC constructs (clock gating, isolation, level shifters, retention)
  • Strong debugging and problem-solving skills

Nice to Have:

  • Experience with formal/static verification
  • Familiarity with Synopsys NLP tools
  • Knowledge of GLS / PA-GLS
  • Scripting skills (Python/Perl)
  • Experience with ASIC tools and flows

Why Join Silicon Labs :

  • Work on cutting-edge low-power SoC designs
  • Solve complex challenges in power-aware verification
  • Collaborate across design and verification teams
  • Grow your expertise in advanced DV methodologies

Experience with artificial intelligence (AI) powered tools and technologies used to enhance productivity, analysis, and decision-making

Benefits & Perks :

Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.

  • Equity Rewards (RSUs)
  • Insurance plans with Outpatient cover
  • National Pension Scheme (NPS)
  • Flexible work policy
  • Childcare support

More Info

About Company

Job ID: 147486551