Search by job, company or skills

leadsoc technologies pvt ltd

Lead DFT Engineer

Save
new job description bg glownew job description bg glow
  • Posted 21 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Lead DFT Engineer

Location- Bengaluru

About the Role

We are seeking a highly skilled Lead Design-for-Test (DFT) Engineer to join our advanced silicon engineering team in Bengaluru. In this role, you will drive DFT architecture, implementation, and verification for complex SoCs, ensuring robust testability and high‑quality silicon. You will collaborate across design, verification, and physical design teams, while mentoring junior engineers and influencing next‑generation methodologies.

Responsibilities

  • Own end‑to‑end DFT strategy and execution for large‑scale SoCs.
  • Define and implement scan, MBIST, LBIST, boundary scan, and compression techniques.
  • Collaborate with RTL, synthesis, and physical design teams to integrate DFT features seamlessly.
  • Develop test plans, constraints, and scripts to ensure high coverage and manufacturability.
  • Perform ATPG, fault coverage analysis, and debug of test patterns.
  • Drive silicon bring‑up and test program development in partnership with validation teams.
  • Evaluate and deploy advanced DFT tools and methodologies with EDA vendors.
  • Mentor junior engineers and foster a culture of technical excellence.

Basic Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
  • 6–10 years of hands‑on experience in DFT for complex ASIC/SoC designs.
  • Strong expertise in scan insertion, ATPG, MBIST/LBIST, and compression techniques.
  • Proficiency in industry‑standard DFT tools (Synopsys, Cadence, Mentor).
  • Solid understanding of STA, synthesis, and physical design flows.
  • Experience with advanced technology nodes (7nm, 5nm, or below).
  • Strong problem‑solving, communication, and leadership skills.

Preferred Qualifications

  • Experience leading DFT implementation for multiple tape‑outs.
  • Familiarity with hierarchical DFT methodologies and multi‑voltage domains.
  • Knowledge of high‑speed interfaces and their test strategies.
  • Exposure to test program development for ATE platforms.
  • Proven track record of mentoring and building strong engineering teams.

Why Join Us

  • Work on state‑of‑the‑art silicon powering next‑generation products.
  • Collaborate with world‑class engineers in a fast‑paced, innovative environment.
  • Opportunity to lead and influence critical design decisions.
  • Competitive compensation, benefits, and career growth opportunities.

More Info

Job Type:
Industry:
Function:
Employment Type:

Job ID: 148487061

Similar Jobs

Bengaluru, India

Skills:

Scan insertion and compressionDFT architecture planningBoundary scan IEEE 1149.1 1149.6 IJTAG 1687MBISTFault gradingATPG pattern generationLogic BIST insertion and validationSynthesis flowsRtl DesignSta

Bengaluru, India

Skills:

Python ScriptingJtagCVerilogSoC debuggingSynopsys VerdiUvmsystemverilog

Bengaluru, India

Skills:

PerlPythonTclDFx methodologiesDesign CompilerFusion CompilerBSCANMBISTDFX Design ArchitectSSNspyglassTessentATPGScanTestKompressIJTAG

Bengaluru, India

Skills:

Static timing analysisPerlPythonTclDFx methodologiesASIC DFXDesign CompilerBSCANMBISTDFX Design ArchitectSSNTiming ClosureSynthesisspyglassDFT implementationTessentATPGScanTestKompressIJTAG

Bengaluru, India

Skills:

Technical DocumentationJtagSimulation debuggingGLSATPG SCANDFT SkillsMentor toolsMBIST insertionArchitecture SpecificationDC toolsScan ATPG SimulationModusTessentSoC Integration SpecificationDFT ArchitectureTetraMax