Search by job, company or skills

leadsoc technologies pvt ltd

Lead Design Verification Engineer

leadsoc technologies pvt ltd
Bengaluru, India
8-12 Years
Save
  • Posted 2 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Lead Design Verification Engineer

Location: Bengaluru, India

Experience: 8–12 Years

Role Overview

We are seeking a highly skilled Lead Design Verification Engineer to drive verification of next-generation PCIe and CXL Controller/Subsystem IPs. The ideal candidate will have deep expertise in protocol verification, architecture-level validation, and UVM-based verification methodologies for high-performance SoC and Datacenter designs.

Responsibilities

  • Lead verification of PCIe and CXL Controller/Subsystem IPs from specification review through signoff.
  • Develop comprehensive verification plans, testbenches, checkers, assertions, and coverage models.
  • Architect and implement scalable SystemVerilog/UVM verification environments.
  • Drive protocol compliance, functional coverage closure, and verification signoff.
  • Debug complex design and verification issues involving protocol, microarchitecture, and system-level interactions.
  • Perform assertion-based verification, formal verification, and coverage-driven verification.
  • Collaborate closely with Architecture, RTL Design, Firmware, and Post-Silicon teams.
  • Mentor junior engineers and drive verification best practices across projects.

Required Technical Skills

  • 8–12 years of Design Verification experience with multiple successful IP/SoC tapeouts.
  • Strong expertise in SystemVerilog, UVM, Assertions (SVA), Coverage-Driven Verification, and Verification Methodologies.
  • Deep understanding of PCIe Gen4/Gen5/Gen6 and CXL 1.x/2.0/3.0 protocols.
  • Hands-on experience verifying:
  • PCIe Controller IP
  • CXL Controller IP
  • Subsystem/Interconnect Architectures
  • DMA, Interrupts, LTSSM, Flow Control, Link Training & Power Management
  • Strong debugging skills in protocol, architectural, and system-level scenarios.
  • Experience with protocol compliance testing and performance validation.
  • Proficiency in scripting using Python, Perl, or Shell.

Preferred Qualifications

  • Experience with Datacenter, AI Accelerator, CPU, GPU, Networking, or Storage SoCs.
  • Exposure to Formal Verification and Emulation platforms.
  • Familiarity with ARM-based SoC architectures and AMBA protocols (AXI, ACE, CHI).
  • Strong understanding of computer architecture and high-speed interconnects.

Education

  • B.E./B.Tech/M.E./M.Tech in Electronics, Electrical Engineering, Computer Engineering, or related field.

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Engineering
Employment Type:
Full time

Job ID: 150824677

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 07-07-2026 06:41:40 AM
Homejobs in Bengaluru / BangaloreLead Design Verification Engineer

Similar Jobs

Lead Design Verification Engineer

Altera
Bengaluru, India

Skills:

Ovm, System Verilog, Uvm, constrained random verification methodologies, FPGA prototyping, FPGA architecture, Pre Silicon Validation Verification

Lead Engineer - Design Verification

fiveforce technologies
Bengaluru, India

Skills:

Jenkins, Verilog, Makefile, Python, Functional Coverage, Uvm, systemverilog

DSP / NPU Design Verification Sr Lead Engineer

Qualcomm
Q
Bengaluru, India

Skills:

Dsp, C, Debugging, Verilog, System Verilog, Systemc, Gate-Level Simulation, Power aware verification, Uvm, Assertions, Asic Design Verification, NPU, Processor Architecture, formal verification, HVL, Digital Design, Assembly

Senior AMS Design Verification Engineer / AMS DV Lead

best nanotech
Bengaluru, India

Skills:

Regression Analysis, Cadence Xcelium, Top-Level Verification, wreal Modeling, model validation, Cadence VIVA, Schematic-Level Correlation, Uvm, Coverage-Driven Verification, Analog Circuit Fundamentals, Waveform Debug, SV-RNM, Verification Planning, Cadence ADE Assembler, Simulation Debug, SoC AMS Verification, Digital Design Flow, Mixed-Signal SoC Integration, systemverilog, Verilog-AMS, Cadence SimVision, Cadence Virtuoso, AMS Verification Methodology, Mixed-Signal Verification