Search Jobs

Search by job, company or skills

Lead Design Verification DDR Engineer

Lead Design Verification DDR Engineer

cadence
Early Applicant
  • Posted 4 days ago
  • Be among the first 10 applicants

Job Description

  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
  • 2+ years of Design Verification experience with SV/UVM
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • Design Verification experience verifying complex designs and leading projects from concept to verification closure.
  • Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
  • Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.

More Info

Key Skills

test plan generation

environment development

GDDR

memory IP

environment planning

IP verification

HBM

About Company