Search by job, company or skills

Lead CPU Verification Engineer

Lead CPU Verification Engineer

leadsoc technologies pvt ltd
6-12 Years
Not Disclosed
  • Posted 22 days ago
  • Be among the first 10 applicants

Job Description

Lead CPU Verification Engineer

Location: Bengaluru

Experience: 6–12 Years

Role Overview

We are looking for a Lead CPU Verification Engineer to drive verification of complex CPU cores and subsystems. The role requires deep expertise in microarchitecture, constrained-random verification, SystemVerilog/UVM, and coverage-driven verification.

Key Responsibilities

  • Own verification strategy for CPU core / CPU subsystem from planning through signoff.
  • Develop scalable SystemVerilog/UVM testbenches, sequences, checkers, assertions and coverage models.
  • Verify pipeline, caches, MMU, interrupts, exceptions, coherency and memory subsystem.
  • Drive directed, constrained-random, stress and corner-case testing.
  • Develop functional and assertion-based coverage and close verification gaps.
  • Debug complex RTL, simulation and CPU architectural issues using waveform and log analysis.
  • Drive CPU reference-model / RTL correlation and verification signoff.
  • Mentor engineers and lead verification methodology improvements.

Core Technical Skills

  • 6–12 years in CPU / SoC Design Verification.
  • Strong SystemVerilog, UVM, SVA expertise.
  • Deep understanding of CPU microarchitecture and instruction execution.
  • Experience with RISC-V / ARM / x86 architectures.
  • Strong functional coverage, assertions, scoreboards and reference models.
  • Hands-on C/C++ and Python for test generation and automation.
  • Experience with formal verification, emulation or FPGA prototyping is a plus.

Ideal Profile: A hands-on verification leader who can architect the verification environment, solve deep CPU-level bugs, and drive coverage and signoff for production-class CPU designs.

More Info

Key Skills

RISC-V

assertions

reference models

functional coverage

scoreboards

Similar Jobs

14-16 yrs
Bengaluru, India
Skills:
perl scripting, Jasper, Verilog, Computer Architecture, System Verilog, VSI-FV, digital systems, assembly x86 code, IEV, IFV, CPU verification, Formal Verification methodology