Search by job, company or skills

Lead CPU Verification Engineer

  • Posted a month ago
  • Be among the first 10 applicants

Job Description

Lead CPU Verification Engineer

Location: Bengaluru, India

Experience: 8–12 Years

Role:

Lead the verification of next-generation CPU cores and CPU subsystems, driving verification strategy, architecture validation, and first-pass silicon success for high-performance processor designs.

Key Responsibilities:

  • Develop and execute verification plans for CPU Core, Cache, MMU, Interconnect, and Coherency verification.
  • Build and enhance SystemVerilog/UVM verification environments, assertions, scoreboards, and coverage models.
  • Develop constrained-random and directed testcases to achieve functional and code coverage closure.
  • Debug complex RTL and verification issues in collaboration with architecture and design teams.
  • Drive regression, verification signoff, and methodology improvements.
  • Mentor junior engineers and lead verification execution across multiple CPU projects.

Required Skills:

  • 8–12 years of ASIC/SoC Design Verification experience.
  • Strong expertise in SystemVerilog, UVM, SVA, Functional Coverage, and Constrained Random Verification.
  • Hands-on experience verifying CPU cores (ARM/RISC-V/x86), Cache Coherency, MMU, Interrupts, Pipelines, and Memory Subsystems.
  • Strong understanding of AMBA AXI/ACE/CHI protocols.
  • Experience with VCS, Xcelium, or Questa, and scripting in Python/Perl/Shell.
  • Exposure to Formal Verification, Emulation, or C/C++ is a plus.

Preferred Qualification: Bachelor's or Master's degree in Electronics, Computer Engineering, or a related field. Proven experience leading CPU verification activities for complex SoCs.

More Info

Job Type:
Function:
Employment Type:

Job ID: 150848249

Similar Jobs

Bengaluru, India

Skills:

perl scriptingJasperVerilogComputer ArchitectureSystem VerilogVSI-FVdigital systemsassembly x86 codeIEVIFVCPU verificationFormal Verification methodology

Bengaluru, India

Skills:

perl scriptingJasperVerilogSystem Verilogdigital systemsassembly x86 codeVSI-FVIEVIFVCPU verificationFormal Verification methodology

Bengaluru, India

Skills:

PythonTcltiming sign-offPDVPhysical Designplace-and-route analysisCadence InnovusSiemens Mentor Calibreadvanced technology nodes 5nm or lower

Beware of Scammers

We don’t charge money for job offers