Search by job, company or skills

Q

Functional DV ( Clock/Power) Verification Sr Engineer & above levels

2-7 Years
Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted a month ago
  • Be among the first 40 applicants
Early Applicant
Quick Apply

Job Description

The responsibilities will majorly include:

Understanding of GPU power and clock domains with power-up/down sequences

Own end to end DV tasks from coding Test bench and test cases, write assertions, debugging simulations and achieving all coverage goals

Develop test plan to verify sequences and design components for Clock and power management modules.

Explore innovative DV methodologies (formal and simulation ) to continuously push the quality and efficiency of test benches

Successful candidate will be required to collaborate with worldwide design, silicon and architecture teams to achieve all project goals. Hence, we are looking for candidates with strong communication skills .

Minimum Qualifications:

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
  • OR
  • Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
  • OR
  • PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.

Minimum Qualifications

  • Minimum 3 -13 years of design verification experience* Senior positions to be offered to candidates with proven expertise in the relevant field

Preferred Qualifications *

  • 3+ years industry experience with below skillset :
  • Strong System Verilog/UVM based verification skills & experience with assertion & coverage-based verification methodology
  • Experience in formal / static verification methodologies will be a plus
  • Basic understanding of low power design techniques
  • Good understanding of design components such as clock gates, level shifters, isolation cells and state retention cells.
  • Experience with Synopsys NLP (native Low Power) tool.
  • Experience with scripting languages such as Perl, Python is a plus

Education Requirements

  • BE/BTech/ME/MTech/MS Electrical Engineering and/or Electronics, VLSI from reputed university preferably with distinction

More Info

Job Type:
Industry:
Role:
Employment Type:
Open to candidates from:
Indian

About Company

QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
QCT provides complete chipset solutions and integrated applications from the Launchpad suite of advanced technologies. Our integrated solutions offer device manufacturers reduced bill-of-materials costs, time-to-market, and development time. Mobile handsets powered by QCT chipsets can offer more features while maintaining a smaller, sleeker form-factor and benefiting from reduced power demands.
QCT values collaboration with its customers and partners and works closely with them to enable their success. We offer a wide range of tools to support the device development process, and develop new technologies based on the needs and demands of the wireless market. Devices for all market segments can now include features enabled by 3G wireless technology, in demand by a growing and increasingly sophisticated wireless community.

Job ID: 115165609

Similar Jobs