Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

FPGA Design Engineer
ALTEN Calsoft Labs

FPGA Design Engineer

ALTEN Calsoft Labs
2-4 Years
Not Disclosed
Early Applicant
  • Posted a month ago
  • Be among the first 20 applicants

Job Description

Hi Folks,

Greetings from ACL Digital !

Experience: 2 Years

Location: Hyderabad

We are hiring a Post-Silicon Validation Engineer experience in FPGA-based SoC validation, specializing in Intel PSG's Falcon Mesa (FM85) platform.

Strong expertise in firmware validation, debugging, and automation using Python/TCL is required.

Hands-on experience validating PCIe, JTAG, QSPI, AVST, and DDR protocols is essential.

About Company:

ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Engineering
Employment Type:
Full time

Key Skills

QSPI

firmware validation

AVST

DDR
Jtag
Pcie
Debugging
automation
Python
Tcl

About Company

Last Updated: 15-10-2026 10:34:46 PM

Similar Jobs

FPGA Design Engineerepergne solutions
4-10 yrs
Hyderabad, India
Skills:
Tcl Scripting, Vivado Quartus or Libero Tools, Experience using Oscilloscopes and Logic Analyzers, CDC Clock Domain Crossing Analysis, FPGA Design and Validation, High-Speed Protocols PCIe Ethernet DDR Transceivers, Hardware Debugging and Board Bring-up, Simulation using Questasim, RTL Design using Verilog VHDL, Static Timing Analysis STA, FPGA Design Flow Synthesis Implementation P R Timing Closure, FPGA Integration Experience
FPGA Design EngineerALTEN Calsoft Labs
6-8 yrs
Hyderabad, India
Skills:
synplify , Vcs, Shell, Verilog, Python, Tcl, quartus, systemverilog, Lattice FPGAs, VHDL, Vivado, Questa, Intel Altera, Modelsim, Xilinx
FPGA Design EngineerMirafra Software Technologies Private Limited
3-12 yrs
Hyderabad, Bengaluru, Noida
Skills:
Jtag, Fpga, Xilinx, Simulation, RTL