Search by job, company or skills

DFT Engineer

9-11 Years
  • Posted 4 hours ago
  • Be among the first 10 applicants

Job Description



ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we're looking for talent who feel the same: people who want to leave the planet better than they found it, those who don't shy away from humanity's challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you're designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger - technology that moves the world forward.




MTS SILICON DESIGN ENGINEER

As key member of the AMD EPYC Server team, the successful candidate will play a significant role in ensuring the quality of next generation EPYC Server SoCs through structural DFT, Automatic Test Pattern Generation (ATPG) and Logic Built-In Self-Test (LBIST) techniques.

Primary responsibilities will include

  • Working closely with the Architecture team to understand the DFT Architecture and implementation
  • Interfacing with the Design teams to ensure DFT design rules and guidelines are met
  • Working with the PD team to ensure to correct DFT implementation and closing timing
  • Generating high quality manufacturing test patterns for stuck-at, transition fault models and through the use of on-chip test compression techniques.
  • Simulating and verifying the ATPG and LBIST patterns
  • Analyzing and working with the different stakeholders to get the required design changes in to get the maximum ATPG coverage
  • Working with the Product engineering teams on the delivery of manufacturing test patterns.
  • Working with the Product Engineering teams on Silicon bring-up and debugs
  • Developing, enhancing and maintaining scripts as necessary

Requirements:

  • Exposure to DFT Architecture and Design
  • Good working knowledge of ATPG tools (Mentor TK)
  • Exposure to Static timing analysis & Timing closure is required.
  • Excellent hands-on debug skills and scripting skills are critical.
  • Must have good communication skills and the ability to work in a worldwide team environment.

Qualifications:

  • B.E/B.Tech/M.E/M.Tech in Electrical/Electronics Engineering with 9+ years of DFT experience
#LI-AA1




Benefits offered are described: .

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's Responsible AI Policy is available

This posting is for an existing vacancy.

More Info

About Company

Xilinx, Inc. was an American technology and semiconductor company that primarily supplied programmable logic devices. The company was known for inventing the first commercially viable field-programmable gate array and creating the first fabless manufacturing model.

Job ID: 151734861

Similar Jobs

Bengaluru, India

Skills:

Logic DesignStascan BISTtessenton-chip scan compressiongate level simulationFault Modelsautomation methodsATPGpattern generationVLSI simulation toolsFault Simulation

Bengaluru, India

Skills:

Silicon ValidationDDRStaRTL SynthesisP R VerificationSERDESASIC SOC designMBISTDFT methodologiesMixed Signal IPsPllDftATPGEDA ToolsScanmanufacturing test flows

India

Skills:

logic bist FinFET nodes 7nmScan InsertionMulti-voltage power-gated designsTransition Path DelayMBISTSynopsys TestMAXScan compressionSiemens Mentor TessentDFT architectureATPGCadence ModusHierarchical DFTStuck-at

Bengaluru, India

Skills:

logic bist UsbPerlPcieShell scriptingStatic Timing AnalysisPythonTclMemory BISTMentorCadenceIEEE 1149.1 JTAGIEEE 1500Analog Mixed-Signal test structuresDFT architectureATPGEDA ToolsIEEE 1687 IJTAGSiemensSynopsys

Bengaluru, India

Skills:

bist PerlDebuggingPythonTclLogic DesignStaRTLScanmaketessenton-chip scan compressiongate level simulationFault Modelsautomation methodsATPGpattern generationVLSI simulation toolsFault Simulation