Search by job, company or skills

DFT Engineer

  • Posted 2 days ago
  • Be among the first 10 applicants

Job Description

Hiring experienced DFT Engineers - Leading Global semiconductor Design Organization

Experience: 4 to 12 Years

Location: Hyderabad & Bangalore

We are looking for an experienced DFT Engineer to work on next-generation ASIC/SoC designs. The role involves Scan, MBIST, ATPG, DFT implementation, and verification, while collaborating with global engineering teams to deliver robust and high-quality semiconductor solutions.

Key Responsibilities:

  • Hands-on experience in DFT, including Scan, MBIST, ATPG, and industry-standard EDA tools.
  • Strong knowledge of ASIC/SoC design, DFT methodologies, and the semiconductor development lifecycle.
  • Experience with Mixed Signal IPs (PLL, SERDES, DDR) and silicon validation is preferred.
  • Familiarity with RTL, Synthesis, STA, P&R, Verification, and manufacturing test flows.
  • Excellent problem-solving, communication, and stakeholder management skills.

Interested Candidate can share their resume at [Confidential Information]

More Info

About Company

Job ID: 151635793

Similar Jobs

Bengaluru, India

Skills:

Logic DesignStascan BISTtessenton-chip scan compressiongate level simulationFault Modelsautomation methodsATPGpattern generationVLSI simulation toolsFault Simulation

Bengaluru, India

Skills:

logic bist UsbPerlPcieShell scriptingStatic Timing AnalysisPythonTclMemory BISTMentorCadenceIEEE 1149.1 JTAGIEEE 1500Analog Mixed-Signal test structuresDFT architectureATPGEDA ToolsIEEE 1687 IJTAGSiemensSynopsys

Bengaluru, India

Skills:

bist JtagATPGCadence ModusSynopsys DFTMAXScan InsertionDFT methodologiesMentor Tessent

Bengaluru, India

Skills:

bist PerlDebuggingPythonTclLogic DesignStaRTLScanmaketessenton-chip scan compressiongate level simulationFault Modelsautomation methodsATPGpattern generationVLSI simulation toolsFault Simulation

Bengaluru, India

Skills:

scripting skills in Perltessent DFTDFT architecture definitionHDLsGenusScanMBISTCadence digital implementation toolsTempusJTAG boundary scanATPG flow implementation