Search by job, company or skills

  • Posted 8 hours ago
  • Be among the first 10 applicants

Job Description

Hiring: DFT Architect / Principal DFT Engineer

Locations: Bangalore

Experience: 7+ years

We are looking for experienced DFT Architects / Principal DFT Engineers to drive DFT architecture, methodology, and implementation for next-generation high-performance SoCs and IPs.

Key Responsibilities

  • Define end-to-end DFT architecture and test strategy for complex SoCs
  • Lead Scan/ATPG, MBIST, LBIST, JTAG, IJTAG and IEEE 1500 implementations
  • Drive hierarchical DFT integration, test-mode clocking and power-aware test methodologies
  • Optimize test time, test data volume and manufacturing cost
  • Collaborate with RTL, Architecture, Physical Design and Product/Test Engineering teams
  • Lead DFT verification, post-silicon bring-up, ATE validation and failure analysis
  • Evaluate and establish DFT flows using leading EDA tools

Must-Have Skills

  • 10–15+ years of hands-on DFT design, architecture and verification
  • Strong expertise in ATPG and advanced fault models
  • Experience with MBIST/BISR and LBIST
  • Expertise in hierarchical DFT and core-wrapper methodologies
  • Proficiency with Synopsys TestMax/TetraMAX, Siemens Tessent or Cadence Modus
  • Strong understanding of STA and DFT timing closure
  • Strong scripting skills in Tcl / Perl / Python / Shell

More Info

Job Type:
Employment Type:

Job ID: 153888789

Similar Jobs

Bengaluru, India

Skills:

Perl Shell ScriptingScan InsertionStuck at Transition ATPGProduction enablementSynopsys Tetramax DFTMAXDFT Silicon bring up expertiseSilicon Debug for Phasing closureYield Analysis DebugTest cost reduction analysisVCS simulation toolScan ArchitectureGLS Timing and Power Aware SimulationsIDDQ Pattern GenerationVerilog RTL designATPG pattern generationMentor testkompressPost Silicon Bring Up PlanningScan features

Bengaluru, India

Skills:

Non-volatile Memory (FlashDftMRAMMBISTReRAMSynopsysiJTAG IEEE 1687SoC MCU ArchitectureTestMAXFunctional Safetypower managementJTAG IEEE 1149.1ATPGScan CompressionMentorTessentAudioRfMixed-signal DesignLBISTAteDigital Design Flows

Bengaluru, India

Skills:

DFT methodologiesPDL developmentpattern validationpost-silicon pattern handoffSiemens Tessent toolsgate-level DFT verification

Bengaluru, India

Skills:

Scan InsertionATPGSilicon bring-up knowledgeTessent DFT CompilerMBISTLBIST

Bengaluru, India

Skills:

Perl Shell ScriptingScan InsertionProduction enablementStuck at Transition ATPGSynopsys Tetramax DFTMAXDFT Silicon bring up expertiseSilicon Debug for Phasing closureYield Analysis DebugTest cost reduction analysisScan ArchitectureVCS simulation toolGLS Timing and Power Aware SimulationsIDDQ Pattern GenerationVerilog RTL designATPG pattern generationMentor testkompressScan featuresPost Silicon Bring Up Planning

Beware of Scammers

We don’t charge money for job offers