Job Description
DFT Engineer – Sub Lead (5+ yrs) – Bangalore
Responsibilities
Implement DFT features for IPs/SoCs
Generate and debug ATPG patterns
Support DFT verification and sign-off
Collaborate with PD and DV teams Skills
Scan, ATPG
Tessent / Synopsys tools
Fault coverage analysis
