Search by job, company or skills

DFT Engineer

Early Applicant
  • Posted 3 months ago
  • Be among the first 10 applicants

Job Description

Dear,

I hope you are doing well! My name is Uma from the TA team at Harman, and I'm reaching out to you today to briefly introduce myself as well as personally extend this invitation to you on behalf of my company.

Currently, we are looking to identify/invite exceptional talent like yourself, to join our Technical team at Harman.

About the Role

Job Description:

6 + Yrs Experience in MBIST , scan insertion, DRC analysis and DRC resolving , ATPG and simulations for Asics.

Test coverage improvement and Hierarchial test knowledge

Good debugging skills

Hands-on experience with Synopsys tools - TestMax Manager/ TestMax Atpg/ TestMax Advisor/VCS

  • knowledge on PD/Timing collaterals.

Qualifications

  • The candidate must have a Bachelor Degree or a Master Degree in Computer Engineering or related field.
  • System level Validation experience in FPGA, ASIC, CPU or custom IC designs.

Required Skills

  • Strong self-initiative and persistence with ability to deal with ambiguity to focus and achieve end goals.
  • The candidate must have a high focus on discipline in execution, a relentless pursuit of quality and excellent customer orientation.

If Sounds interesting please share your resume ASAP to [Confidential Information] with below details,

  • EXP:
  • CCTC:
  • ECTC:
  • NP:
  • Current Location:
  • Preferred Location:
  • Offer in Hand if Any:

Regards,

Uma

Talent Acquisition Specialist

[HIDDEN TEXT]

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 128880579

Similar Jobs

Bengaluru, India

Skills:

JasperPerlVerilogDebuggingPythonTclXceliumMemory Test methodologiesModusScan InsertionVHDLATPGGenussilicon bring-up

Bengaluru, India

Skills:

VcsATE patternsScan InsertionJTAG protocolsTessentGate level simulationATPGPost-silicon validationP1687TestMaxTetraMax

Bengaluru, India

Skills:

SpiVerilogI2cSystem VerilogScan InsertionDigital DFT designLogicbistMentorCadenceTetraMaxGate level simulationsSynthesisAMBAATPGDigital RTL codingTiming ConstraintsSynopsysPMIC

Bengaluru, India

Skills:

Soc ArchitectureTclPythonPerlHDLsMBISTATPG flow implementationUPFCadence digital implementation toolsDFT architecture definitionTempusCPFScanGenustessent DFTJTAG boundary scan

Bengaluru, India

Skills:

boundary scan VcsSystem VerilogMemory BISTJTAG protocolsATPGLogic Equivalency checkingScan and BIST architecturesGate level simulation debugging

Beware of Scammers

We don’t charge money for job offers