Search by job, company or skills

DFT Engineer

This job is no longer accepting applications

Job Description

  • Should have worked hands-on extensively on Block level and full chip DFT design, implementation, vector generation/verification, JTAG, boundary scan and simulation.
  • Experience with Scan, Compression, ATPG and simulations with Cadence tools. Logic BIST & MBIST knowledge is must.
  • Should have participated in successful tape outs of SoC/ASIC automotive chips and achieved test targets.
  • Descent understanding of front-end SoC/ASIC design and implementation including Synthesis and STA.
  • Develop/automate flows and scripts in Perl/Tcl to enhance the DFT methodologies & process
  • Excellent problem solving and debugging skills. Proactive in nature- Excellent
  • Communication and Team work skills

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Job ID: 151380593

Similar Jobs

Bengaluru, India

Skills:

Full Scan CompressionJTAG Boundary ScanATPG pattern generationScan chainsFault Simulation

Bengaluru, India

Skills:

CMakefileWindowsShellLinuxPerlVerilogRubySystem VerilogSystemcIP level ASIC verificationgraphics pipeline knowledgeHLS toolsUVM testbenchesautomating workflows in a distributed compute environmentdeveloping UVM based verification frameworkssimulation profile efficiency improvementTLMdebugging firmware and RTL code using simulation tools

Bengaluru, India

Skills:

logic bist MakefileWindowsPerlLinuxVerilogRubySystem VerilogDFT verificationMemory BISTUVM testbenchesScan ATPG

Bengaluru, India

Skills:

boundary scan VerilogPythonCadence ToolsATPGMBISTSynopsys

Bengaluru, India

Skills:

CMakefileWindowsShellLinuxPerlVerilogRubySystem VerilogSystemcIP level ASIC verificationgraphics pipeline knowledgeHLS toolsUVM testbenchesautomating workflows in a distributed compute environmentsimulation profile efficiency improvementdebugging firmware and RTL code using simulation toolsUVM based verification frameworksTLM