Search by job, company or skills

DFT Engineer

DFT Engineer

ALTEN Calsoft Labs
5-7 Years
Not Disclosed
  • Posted a month ago
  • Be among the first 10 applicants

Job Description

Experience: 5 - 7 years as DFT Engineer

Location: Bangalore

Required Skills

  • Scan insertion
  • SCAN DRC/Coverage debug
  • ATPG Pattern generation
  • Gate level simulations ( Zero delay/Timing Delay simulations)
  • Worked on JTAG/P1500 protocols
  • Perl/Tcl scripting
  • Timing/Formal verification/PD flow knowledge is plus

More Info

Job Type:
Function:
Employment Type:

Key Skills

SCAN DRC Coverage debug

Gate level simulations

Zero delay Timing Delay simulations

PD flow knowledge

ATPG Pattern generation

Timing Formal verification

JTAG P1500 protocols

About Company

Similar Jobs

3-13 yrs
₹ 14.5 - 49.5 LPA
Bengaluru
Skills:
MBIST, ATPG, Dft, Scan Insertion, Siemens Tessent, DFT Simulation
Early Applicant
5-7 yrs
Bengaluru, India
Skills:
bist , boundary scan , Jtag, test compression, ATPG, EDA Tools, Scan Insertion, DFT methodologies, Logic Memory, Synopsys TestMAX, Mentor Tessent
7-14 yrs
Bengaluru, India
Skills:
boundary scan , bist , Jtag, Debugging, physical design constraints, Sta, verification flows, ATE test pattern generation, compression techniques, MBIST, Analytical Skills, TetraMax, Synopsys DFT Compiler, DFT tools, Tessent, silicon bring-up, Scan ATPG, LBIST, RTL design synthesis
8-10 yrs
Bengaluru, India
Skills:
MBIST Insertion Verification, ATPG Coverage Analysis Debug, Scan Insertion Compression, Boundary Scan Verification, Mentor Cadence Synopsys Tools
5-7 yrs
Bengaluru, India
Skills:
Perl, Python, Logic Design, DFT Engineering, Uvm, Architecture Verification, Testplan Development, IOBIST Test-logic, Industry-standard Verification Flows, Constrained Random Testing, Automation Flow Development, Profiling Tools, Pre-Silicon Simulation and Debug, Coverage Metrics