Search by job, company or skills

DFT Engineer

Early Applicant
  • Posted 8 days ago
  • Be among the first 10 applicants

Job Description

Hiring experienced DFT Engineers - Leading Global semiconductor Design Organization

Experience: 4 to 12 Years

Location: Hyderabad & Bangalore

We are looking for an experienced DFT Engineer to work on next-generation ASIC/SoC designs. The role involves Scan, MBIST, ATPG, DFT implementation, and verification, while collaborating with global engineering teams to deliver robust and high-quality semiconductor solutions.

Key Responsibilities:

  • Hands-on experience in DFT, including Scan, MBIST, ATPG, and industry-standard EDA tools.
  • Strong knowledge of ASIC/SoC design, DFT methodologies, and the semiconductor development lifecycle.
  • Experience with Mixed Signal IPs (PLL, SERDES, DDR) and silicon validation is preferred.
  • Familiarity with RTL, Synthesis, STA, P&R, Verification, and manufacturing test flows.
  • Excellent problem-solving, communication, and stakeholder management skills.

Interested Candidate can share their resume at [Confidential Information]

More Info

About Company

Job ID: 151868601

Similar Jobs

Bengaluru, India

Skills:

ShellJtagPythonTclIEEE 1149.xscan compressionDFT methodologiesMBISTDFT EDA toolsIEEE 1687ATPGLBIST

Bengaluru, India

Skills:

VcsScan InsertionATE patternsJTAG protocolsTessentGate level simulationATPGPost-silicon validationP1687TestMaxTetraMax

Bengaluru, India

Skills:

UsbPciePerlShell scriptingPythonTclCadenceMentorIEEE 1149.1 JTAGIEEE 1500DFT architectureAnalog Mixed-Signal test structuresATPGEDA ToolsIEEE 1687 IJTAGSiemensSynopsys

Bengaluru, India

Skills:

PerlShell scriptingPythonTclScan InsertionATPGScan CompressionMBISTSiemens Tessent

Bengaluru, India

Skills:

Perl Shell ScriptingStuck at Transition ATPGProduction enablementScan InsertionSynopsys Tetramax DFTMAXDFT Silicon bring up expertiseSilicon Debug for Phasing closureYield Analysis DebugTest cost reduction analysisScan ArchitectureVCS simulation toolGLS Timing and Power Aware SimulationsIDDQ Pattern GenerationVerilog RTL designATPG pattern generationMentor testkompressPost Silicon Bring Up PlanningScan features

Beware of Scammers

We don’t charge money for job offers