Search by job, company or skills

Tessolve

DFT -Design Lead

Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted 16 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

About Tessolve

Tessolve is a leading end-to-end engineering solution provider offering a wide range of services in

VLSIdesign,embeddedsystems,hardware,software,andsystemstesting.Withglobalpresenceand a strong engineering team, we work with some of the world's top semiconductor companies in

delivering cutting-edge solutions.

Job Summary

WearelookingforaSeniorDFTEngineerwithdeepexpertiseindesignfortestmethodologies, responsible for developing and implementing DFT architectures for complex SoCs. The ideal candidate will have experience owning DFT flows, interacting with cross-functional teams, and leading teams or mentoring junior engineers.

Location: Bangalore

Department: VLSI–DFT Experience: 10+ Years PositionType:Full-Time

Key Responsibilities

  • DriveDFTarchitecturedefinitionandimplementationforSoC/ASIC designs.
  • Develop and integrate scan, MBIST, LBIST, boundary scan, and ATPG solutions.
  • OwnDFTstrategyfromRTLtosilicon,includingtestplanning,insertion,simulation,and verification.
  • WorkcloselywithRTL,STA,PD,andvalidationteamstoensureseamless integration.
  • Supporttestpatterngenerationandbring-upat ATE.
  • DebugDFT-relatedsiliconissuesandsupportproduction ramp.
  • MentorjuniorengineersandprovidetechnicalleadershiponDFTbest practices.
  • Interactwithcustomers,reviewrequirements,anddeliverDFTsolutionsperproject milestones.

RequiredSkills& Experience

  • StrongunderstandingofDFTconcepts:scan,boundaryscan(JTAG/IEEE1149.x),MBIST, LBIST.
  • Hands-onexperiencewithtoolssuchasTessent,Modus,DFTAdvisor,FastScan, TestKompress, or similar.
  • Proficientinscriptinglanguages(TCL,Perl,Python)forflow automation.
  • GoodexposuretoRTLdesignandverification flows.
  • FamiliaritywithSTA,synthesis,andphysicaldesignimplicationsof DFT.
  • ExperiencewithATEpatterngenerationanddebug(preferablyAdvantestor Teradyne).
  • ProventrackrecordofhandlingDFTforcomplexSoCsin7nm/5nm/FinFET technologies.
  • Excellent problem-solving and communication skills.
  • Priorcustomerinteractionandprojectleadershipexperienceisa plus.

Education

  • B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, VLSI, or related field.

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 147204665

Similar Jobs

Bengaluru, India

Skills:

power analysisDDR testing methodologiesverification flowdebug validationSTA simulationIR-drop mitigationspyglassAteDftTessentSERDESpatterns generationTiming Closuresilicon bring-upASIC DFT synthesisSynopsys