Search Jobs

Search by job, company or skills

DFT Design Engineer

DFT Design Engineer

Intel Corporation
Early Applicant
  • Posted 8 days ago
  • Be among the first 10 applicants

Job Description

Job Details

Job Description:

  • Strong knowledge and experience in Spyglass DFT, Scan Architecture (SSN Topology), ATPG and various fault models.
  • Hands on skills to implement JTAG, Memory BIST and Memory Repair (BIRA/BISR) circuitry using industry standard tools.
  • Hands on experience in DFT verification using Gate Level Simulations with timing annotations.
  • Hands on experience in solving DFT problems, simulation failures, ATPG coverage improvements and DRC debug.
  • Good understanding of timing constraints and DFT mode timing analysis.
  • Proficiency in RTL coding, shell scripting.
  • Experience working with post-Silicon/manufacturing teams on ATE, including debugging and resolving issues.

Qualifications

B.E/B.Tech/M.E/M.Tech in Electrical/Electronics/Communication Engineering with 2+ years of DFT experience.

Job Type

Intel Contract Employee

Shift

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Key Skills

DFT verification

Gate Level Simulations

DFT problems simulation failures

JTAG Memory BIST

timing annotations

BISR circuitry

Memory Repair BIRA

DRC debug

SSN Topology

Spyglass DFT Scan Architecture

DFT mode timing analysis

ATPG coverage improvements

About Company

Similar Jobs

5-7 yrs
Bengaluru, India
Skills:
boundary scan TclPythonPerlScripting Languagestest pattern generationsilicon bring-upscan compressionJTAG IEEE 1149.1ATPGDFT EDA toolspost-silicon debugDFT methodologiesCadence Modus Genusmemory BISTScan Insertion