Search by job, company or skills

Design Verification

talent worx
5-15 Years
Hyderabad, India
  • Posted 2 months ago
  • Be among the first 10 applicants

Job Description

The position involves designing, developing and deploying UVM based Testbenches for multi-core, multi-threaded processor subsystems with emphasis on verifying and signing off performance and power along with functionality. The candidate should have worked on architecture of chip-level testbenches and verification of SoCs and chipsets with ARM Cortex and proprietary processor technology and AMBA AHB/AXI/APB along with peripheral interfaces like SDIO, UART, I2S, I2C, PWM, QEI,

  • Experience Level:

5-15 years

  • Education Requirements:

B.Tech/M.Tech in ECE, EEE

  • Minimum Qualifications:
    • Develop and signoff on test plans and test cases
    • Strong knowledge of digital design and AMBA AHB/AXI/APB based SoC Architecture
    • strong knowledge of Verilog, System Verilog, UVM, C/C++
    • Experience in usage of assertions, constrained random generation, functional/code coverage
    • Knowledge of scripting languages like Perl, Python, Tcl, shell to achieve automation of verification methodologies and flows
    • Analytical debugging skills
    • Knowledge on C Based Testcases
    • Knowledge of SoC,Memory and Cache Architectures
    • Preferred Qualifications:
      • Knowledge of high-speed interfaces like Quad/Octa-SPI
      • Knowledge of peripheral interfaces like SDIO, UART, I2S, I2C, PWM, QEI, CAN
      • Knowledge of wireless technologies like WLAN, Bluetooth, ZigBee
      • Mentoring skills
      • Exceptional problem-solving skills
      • Good written and oral communication skills

    More Info

    Job Type:
    Permanent Job
    Industry:
    Other
    Function:
    Semiconductor/Chip Design
    Employment Type:
    Full time

    About Company

    Job ID: 141155483

    Last Updated: 18-08-2026 07:36:54 AM
    Homejobs in Hyderabad / Secunderabad, TelanganaDesign Verification

    Similar Jobs

    Principal Engineer - Design Verification

    Renesas Electronics
    Hyderabad, India

    Skills:

    code coverage , C, Shell, Verilog, Debugging, Flash, Python, System Verilog, Perl, Tcl, interconnect, Memory, UVM methodology, Microprocessor architecture, clocking system modes, power management, SoC Verification, constrained random methodologies, Metric Driven Verification, Rom, formal verification methodologies, Axi, MRAM, AHB, Ram

    Senior SoC Design Verification Engineer

    AMD Maquinaria
    Hyderabad, India

    Skills:

    Shell, Version Control Systems, Scripting, System Verilog, Python, Soc Architecture, Perl, performance features, functional and code coverage methodologies, Advanced SystemVerilog, X86 based SOC DV, Uvm, coverage closure, Security, BFMs, UVCs, power management, regression automation, memory subsystems, Debug, interconnects, SoC IP verification environments, Asic Design Verification, debugging skills, SoC verification methodologies, simulation and verification tools, VIPs

    Senior Design Verification Engineer

    einfochips (an arrow company)
    Hyderabad, India

    Skills:

    Noc, Usb, Vcs, DDR, Shell, Perl, Pcie, Ethernet, Python, Scripting, Verdi, IUS, Uvm, GLS, systemverilog, debug tools, Axi, IP SOC verification, Questa, CXL, CPU-based verification

    Senior SoC Design Verification Engineer

    Xilinx
    X
    Hyderabad, India

    Skills:

    Shell, Version Control Systems, Scripting, System Verilog, Python, Soc Architecture, Perl, performance features, functional and code coverage methodologies, Advanced SystemVerilog, X86 based SOC DV, Uvm, coverage closure, Security, BFMs, UVCs, power management, regression automation, memory subsystems, Debug, interconnects, SoC IP verification environments, debugging skills, SoC verification methodologies, simulation and verification tools, VIPs

    Senior SoC Design Verification Engineer

    AMD Ventures
    Hyderabad, India

    Skills:

    Shell, Version Control Systems, Scripting, System Verilog, Python, Soc Architecture, Perl, performance features, functional and code coverage methodologies, Advanced SystemVerilog, X86 based SOC DV, Uvm, coverage closure, Security, BFMs, UVCs, power management, regression automation, memory subsystems, Debug, interconnects, SoC IP verification environments, Asic Design Verification, debugging skills, SoC verification methodologies, simulation and verification tools, VIPs

    Beware of Scammers

    We don’t charge money for job offers

    Know More