Search by job, company or skills

Best NanoTech

Design Verification Lead Engineer

new job description bg glownew job description bg glownew job description bg svg
  • Posted 2 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Title: Design Verification Lead Engineer (ASIC / SoC)

Experience: 1020 Years

Location: Bengaluru

Employment Type: Full-time

Job Summary

We are seeking a highly experienced Design Verification Lead Engineer to own and drive end-to-end verification for complex ASIC/SoC programs. The ideal candidate will lead UVM-based verification from scratch, mentor and manage a team of DV engineers, and work closely with design and architecture teams to ensure first-silicon success.

Key Responsibilities

  • Architect, develop, and drive UVM-based verification environments from scratch, including drivers, monitors, scoreboards, agents, and reusable components
  • Lead the creation of detailed verification plans aligned with design specifications and architecture documents
  • Develop directed and constrained-random test cases to validate functional correctness and corner cases
  • Debug complex functional failures using waveform analysis, logs, and assertions, and collaborate with design teams for root-cause analysis
  • Define, track, and achieve functional coverage and code coverage goals; identify and close coverage gaps
  • Own and manage simulation, regression, and coverage flows using industry-standard EDA tools
  • Contribute to IP- and SoC-level verification, including protocol compliance, interface verification, and system-level testing
  • Lead code reviews, technical discussions, planning meetings, and internal knowledge-sharing sessions
  • Manage and mentor a team of 45 Design Verification engineers, ensuring quality, timelines, and technical excellence

Required Qualifications

  • B.E./B.Tech or M.E./M.Tech in Electronics, Electrical Engineering, or a related field
  • 1020 years of hands-on Design Verification experience in ASIC/SoC environments
  • Strong expertise in SystemVerilog and UVM methodology
  • Proven experience in leading DV teams and owning verification deliverables
  • Solid understanding of digital design concepts, SoC architectures, and standard protocols
  • Hands-on experience with EDA tools for simulation, coverage, and regressions
  • Excellent debugging, analytical, and communication skills

What We're Looking For

  • A technical leader who can own verification strategy end-to-end
  • Strong mentoring mindset with the ability to scale teams and processes
  • Someone who thrives in complex, high-performance silicon programs

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 143230745

Similar Jobs