Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Design Verification Lead
ALTEN Calsoft Labs

Design Verification Lead

ALTEN Calsoft Labs
7-9 Years
Not Disclosed
  • Posted 6 months ago
  • Be among the first 10 applicants

Job Description

Hi,

Greetings from ACL Digital,

Looking for Lead Design Verification Engineers

Exp Level:7+ Years

Location : Bangalore and Hyderabad

JD:

7+ Years of experience in Design verification

Must have Expertise:

1. Grounds up verification environment development using SV/ UVM is a must

2. One of the high speed protocols like PCIe or USB 3 or MIPI

3. Experience in testplanning

4. Experinece in leading a team of 5+ Engineers

5. Proficient in System Verilog and UVM

Big plus to have experience in:

1. TI FPD or ASA or Maxim GMSL protocol standard

2. FuSa verification is a big plus

3. Imaging design that involves CSI, DSI, eDP

4. Experience in effort and schedule estimation, tracking and technical leadership

Good to have experince in:

1. VIP development

2. FPGA

3. AMS Verification

Interested can Share Cv to [Confidential Information]

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Engineering
Employment Type:
Full time

Key Skills

Uvm

Maxim GMSL protocol standard

USB 3

VIP development

FuSa verification

Effort and schedule estimation tracking

MIPI

AMS Verification

Grounds up verification environment development

TI FPD

Fpga
Asa
Pcie
Technical Leadership
System Verilog

About Company

Last Updated: 15-10-2026 10:34:46 PM

Similar Jobs

Design verification Lead Engineersmartsoc solutions pvt ltd
7-10 yrs
Bengaluru, India
Skills:
Python, System Verilog, Systemc, Pcie, Hybrid test benches, MDV, DV signoffs, SV, CDV, Uvm, Simulation Scripts, test vectors, Coverage, Regression, UCIe, Axi, testplan creation, DV Infrastructure, building testbenches, stimulus based verification, SystemC based reference model
AMS Design Verification Lead Mixed-Signal SoC | GaNTexas Instruments
3-8 yrs
Bengaluru, India
Skills:
shell scripting, Perl, Python, Tcl, mixed-signal design verification, Cadence Spectre simulation, Cadence Mixed-Signal Design Environment, SV UVM-based testbenches, VerilogAMS, behavioral modeling, systemverilog
Design Verification Lead, Google CloudGoogle India
10-12 yrs
Bengaluru, India
Skills:
System Verilog, chip design flow, Specman, performance verification of ASICs, ASIC standard interfaces, constrained-random verification environments, verification techniques, design verification methodologies, hardware verification languages, memory system architecture
Senior Lead Engineer - Design VerificationQuest Global
5-10 yrs
Bengaluru, India
Skills:
code coverage , Oops, Usb, Networking, Cpu, DDR, Pcie, Verilog, Ethernet, Arm, LINT, cdc, SV, SV METH, C tests, Axi, AMBA, spyglass, VHDL, SoC Verification, Graphics, RTL Coding, AHB
Design Verification Design Lead – PCIe / SystemVerilog / UVMAnlage Infotech India Private Limited
7-17 yrs
Bengaluru
Skills:
Pcie, Systemc, Jenkins, Python, Perl, MATLAB, Design Verification, DV, Design Verification Lead, IP Verification, Subsystem Verification, systemverilog, Uvm, formal verification, Functional Verification, Constraint Random, Coverage Closure, Verification Plan, Specman E, Xcelium, Vmanager, Verilog-A, RNM, C Modelling, ISO 26262, Semiconductor, Pre-Silicon Verification