Search by job, company or skills

Design Verification Engineer

Design Verification Engineer

DIGICOMM Semiconductor
2-8 Years
Not Disclosed
  • Posted 9 hours ago
  • Be among the first 10 applicants

Job Description

Attention Design Verification Engineers ! Elevate your career to new horizons ! Your quest concludes here – embrace the chance to embark on a transformative journey with Digicomm Semiconductor Private Limited as your next professional milestone.

Responsibilities

  • Hands On Experience, in IP/SOC Verification
  • Have Experience of one or more Project Cycles including Tape Outs
  • Design & Verification Failure Debugging Skills
  • Verilog, System Verilog, & UVM Testbench Coding
  • Functional Coverage Development, & Coverage Closure
  • Assertion/Checker Development
  • Testcase Planning & Development
  • Practical Knowledge of Protocols like: PCIe, Ethernet, CXL, USB, CAN, LIN, FlexRay, AXI, AHB, APB
  • Concepts in Digital Design
  • Problem Solving & Analytical Skills

Qualifications : BTECH/MTECH

  • Experience : The Engineers with 2 to 8 years of Experience

More Info

Job Type:
Function:
Employment Type:

Key Skills

Assertion Checker Development

Coverage Closure

Functional Coverage Development

Testcase Planning Development

UVM Testbench Coding

IP SOC Verification

Design Verification Failure Debugging

Concepts in Digital Design

Similar Jobs

5-12 yrs
Bengaluru, India
Skills:
Pcie, System Verilog, Python, Systemc, Hybrid test benches, MDV, DV signoffs, SV, Uvm, UCIe, Axi, CDV
7-9 yrs
Bengaluru, India
Skills:
Design Verification, Debugging RTL Verilog designs
8-10 yrs
Bengaluru, India
Skills:
C, C++, Makefile, Perl scripting, Verilog, Oop Concepts, Ruby, Post-silicon debugging, RTL design and verification flows, Simulation Tools, JTAG protocols, Digital Design, Assembly language programming
4-10 yrs
Bengaluru, India
Skills:
Jtag, C, Verilog, System Verilog, Uvm, SOC RTL Design Verification
3-6 yrs
Bengaluru, India
Skills:
Computer Architecture, C, Assembly Language, Vcs, Perl, Verilog, Python, System Verilog, Computer Engineering, Raven, UVM methodology, ACK, Microelectronics, Questa, Electrical Engineering