Search Jobs

Search by job, company or skills

Design Verification Engineer | 3+ Yrs

Design Verification Engineer | 3+ Yrs

leadic design pvt ltd
  • Posted an hour ago
  • Be among the first 10 applicants

Job Description

About the job

  • Lead IC Design is aggressively hiring Design Verification Engineers!We are looking for passionate Design Verification Engineers with 2+ years of experience to work on challenging semiconductor and SoC verification projects with exposure to global clients. What we're looking for2+ years of hands-on experience in Design Verification
  • Strong experience with SystemVerilog
  • Good hands-on experience with UVM
  • Strong understanding of RTL and functional verification
  • Experience in verification of high-speed protocols/interfaces, such as:
  • PCIe
  • Ethernet
  • DDR / Memory Interfaces
  • Other high-speed interface protocols
  • Experience with testbench development, test planning, debugging and coverage
  • Strong debugging and problem-solving skills
  • Ability to work effectively in a project-driven semiconductor environment
  • What you'll getExposure to global clients
  • Opportunity to work on real-world semiconductor projects
  • Exposure to complex SoC / IP verification environments
  • Opportunity to work with experienced semiconductor engineering teams
  • Challenging verification problems that provide strong technical growth

Notice PeriodImmediate joiners to 30 days preferred.

Candidates currently serving their notice period are also encouraged to apply.

How to ApplyInterested candidates can apply through LinkedIn or reach out directly.

Email: [Confidential Information]

Please mention Design Verification Engineer in the subject line.

If you know a strong DV engineer who may be a fit, feel free to share this opportunity with them.We look forward to connecting with engineers who are ready to take on their next Design Verification challenge.

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

DDR Memory Interfaces

testbench development

RTL and functional verification