Search by job, company or skills

proxelera

ASIC/RTL Design Engineer

proxelera
Bengaluru, India
8-10 Years
Save
new job description bg glownew job description bg glow
  • Posted 4 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

We are hiring! Proxelera is looking for a skilled ASIC/RTL Design Engineer to join our team in Bengaluru. If you have experience with SoC Architecture and ASIC design flow including RTL coding, we'd love to hear from you. Apply today or share this with your network!

JOB DUTIES:

The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal IPs. Successful candidates will be responsible for leading, and participating in, the design of leading edge SoC's in advanced digital CMOS processes. Our RTL Design Engineers are expected contribute in all aspects of SoC design including: Chip definition, Architecture development and modelling, Development of micro-architectural specifications, Conversion of micro-architectural specifications to logic implementation, Verification, emulation, debug, synthesis, and timing closure, Interfacing with physical execution, software, and silicon bring-up teams.

EXPERIENCE AND EDUCATION:

  • SoC Architecture; knowledge and hand-on experience from industry ASIC design flow including RTL coding, debugging/verification, and supporting synthesis and timing closure. Working knowledge of ARM cores and other I/O standard interfaces.
  • 8-10 years

Required Skills

  • Strong communication and documentation skills
  • Good organizational, time management and multitasking skills
  • Strong initiative and discipline to follow-through
  • Technical leadership

Preferred Skills

  • Candidate must be well conversant with Classic AMD DJ flows.

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Semiconductor
Employment Type:
Full time

About Company

proxelera

Job ID: 148088985

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 22-05-2026 09:26:19 PM
Homejobs in Bengaluru / BangaloreASIC/RTL Design Engineer

Similar Jobs

ASIC RTL Design Engineer

minutes to seconds
Bengaluru, India

Skills:

pipelining , Debugging, Perl, Verilog, Python, Tcl, Analytical Skills, Reset architecture, Clock domain crossing CDC, Micro-Architecture, Linting, Digital Design Fundamentals, systemverilog, FSM design, Synthesis, RTL quality checks, RTL Coding, Low-power design methodologies, ASIC SOC design, Timing Concepts

SeniorPrincipal ASIC RTL Design Engineer (SoC/Subsystem)

proxelera
Bengaluru, India

Skills:

Ecos, Tcl, Verilog, Python, DFT hooks, UPF, systemverilog, Ace, micro-architecture, low-power techniques, SVA, AHB, synthesis constraints, Timing Closure, APB, Axi, AMBA standard bus protocols

ASIC RTL Design Engineer (Camera) - Sr Staff Engineer/Manager

Qualcomm
Q
Bengaluru

Skills:

Bus Protocols (AHB/AXI/NOC), low power design, formal verification, Verilog/SystemVerilog, Spyglass CDC/Lint, Rtl Design

Senior Staff Engineer, RTL ASIC Design

Marvell Technology, Inc.
M
Bengaluru, India

Skills:

Spi, Uart, Verilog, Arm, System Verilog, I2c, Gpio, USB standards, Synopsys, ASIC design flow, Interconnect fabrics, Arteris fabrics, RTL Coding, Cadence, Scripting in Perl, Peripheral interface IPs, QSPI, I3C, System Verilog assertions, NoC architecture, Third-party IP integration, Axi

Senior Staff Engineer, RTL ASIC Design

Marvell Technology - Multimedia Solutions Business
Bengaluru, India

Skills:

Uart, Spi, Gpio, Verilog, I2c, Arm, System Verilog, ASIC design flow, Interconnect fabrics, Cadence, Peripheral interface IPs, Arteris fabrics, System Verilog assertions, Axi, Scripting in Perl, APB, RTL Coding, Third-party IP integration, QSPI, I3C, Synopsys, USB standards, NoC architecture