Search by job, company or skills

axiro semiconductor

ASIC RTL Design Engineer

Save
  • Posted a day ago
  • Be among the first 10 applicants
Early Applicant

Job Description

About Axiro Semiconductor

Axiro Semiconductor is a fabless semiconductor design company headquartered in Bengaluru, driving innovation in RF, wireless infrastructure, satellite communication (Satcom), and high-speed connectivity solutions. Backed by CG Power & Industrial Solutions Ltd. part of the 120-year-old Murugappa Group. Axiro represents India's leap into the global semiconductor arena. With millions of chips already powering global networks, a world-class team across India, the US, and Europe, and cutting-edge expertise spanning RF, mmWave, GaN, and next-generation communication technologies, Axiro is engineering the future of how the world connects, computes, and communicates.

Experience: 8 to 15 Years

Job Description

  • B.E./B.Tech. or M.S./M.Tech. with 8 to 15 years in digital design.
  • Proven experience taking designs from spec to GDS.
  • Strong leadership and project management skills to guide DFT, verification, and physical design teams.
  • Excellent communication and collaboration with RF/Analog leads for spec development.
  • Deep expertise in digital design flow: RTL, synthesis, constraints, formal verification, DFT, STA, and verification.
  • Proficient in digital concepts: register maps, state machines, CDCs, timing constraints.
  • Familiar with communication protocols (SPI, I2C, I3C) and memory integration (SRAM, EFuse, EEPROM).
  • Working knowledge of physical design, ECOs, DFT, and UVM.
  • Skilled in RTL development and understanding legacy code.
  • Strong documentation, teamwork, and cross-functional collaboration.
  • Self-driven, motivated, and capable of leading multidisciplinary teams.

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 151116879

Similar Jobs

Bengaluru, India

Skills:

EcosTclVerilogPythonDFT hooksUPFsystemverilogAcemicro-architecturelow-power techniquesSVAAHBsynthesis constraintsTiming ClosureAPBAxiAMBA standard bus protocols

Bengaluru, India

Skills:

UartSpiVerilogI2cLINTcdcMAS developmentSub-system designSoC integrationip designQuality check flowsAMBA bus protocolsAxiAPBRTL CodingMedium complexity protocolAHBMicroarchitecture

Bengaluru, India

Skills:

SpiUartVerilogArmSystem VerilogI2cGpioUSB standardsSynopsysASIC design flowInterconnect fabricsArteris fabricsRTL CodingCadenceScripting in PerlPeripheral interface IPsQSPII3CSystem Verilog assertionsNoC architectureThird-party IP integrationAxi