Search Jobs

Search by job, company or skills

Application Specific Integrated Circuit Design Engineer

Application Specific Integrated Circuit Design Engineer

macrohire
  • Posted 23 hours ago
  • Be among the first 10 applicants

Job Description

ASIC Frontend Design Engineer-

Work Location- Kolkata (3 days WFO)

Exp- 1) Engineer (6-12 years & IC role),

2) Manager (14-20 years)

Mode of Interview- 2 Rounds Virtual followed by last F2F at Bangalore or Kolkata office.


JD

-Opportunity Snapsho

tWe are looking for a highly skilled ASIC Frontend Design Engineer to join our high-performance VLSI team. You will be responsible for designing and delivering next-generation, high-speed ASICs for complex networking and compute systems, while collaborating with global Architecture, Design, Verification, and Physical Design teams. We foster a culture of innovation, ownership, collaboration, and continuous learning, offering excellent opportunities for technical growth and leadership

.
Key Responsibiliti

  • esDesign and develop high-performance ASICs and SoC blocks for next-generation product
  • s.Define microarchitecture, perform RTL design, and optimize for performance, power, and area (PPA
  • ).Develop high-quality RTL using Verilog/SystemVerilo
  • g.Collaborate with Verification teams on test planning, functional coverage, debug, and verification closur
  • e.Work with Physical Design teams on timing constraints, timing analysis, and timing closur
  • e.Participate in design reviews, root-cause analysis, and silicon bring-up activitie
  • s.Drive cross-functional collaboration with Architecture, Verification, Firmware, Physical Design, and Program Management team

s.Required Skil

  • lsStrong RTL coding expertise in Verilog/SystemVerilo
  • g.Good understanding of SoC architecture, microarchitecture, digital logic, and ASIC desig
  • n.Hands-on experience with SystemVerilog, UVM, SVA, coverage-driven verification, and RTL concept
  • s.Knowledge of high-speed protocols such as PCIe, Ethernet, AXI, NoC, DDR/HBM, CXL, UCIe, or cache coherency protocol
  • s.Experience with high-performance memory subsystems, clock-domain crossing (CDC), and high-speed serial interface
  • s.Familiarity with Synopsys Design Compiler, Formality/LEC, SpyGlass, and other EDA tools is preferre
  • d.Strong debugging, analytical, and problem-solving skills with excellent written and verbal communicatio

n.Preferred Qualificatio

  • nsB.E./B.Tech or M.E./M.Tech in Electronics, Electrical, Microelectronics, VLSI, or a related disciplin
  • e.Experience in networking ASICs, storage, AI/ML accelerators, or high-performance SoCs is highly desirabl

e.

More Info

Job Type:
Function:
Employment Type:

Key Skills

high-performance memory subsystems

Formality

clock-domain crossing

HBM

Synopsys Design Compiler

CXL

cache coherency protocol

high-speed protocols

About Company