ASIC design flow, RTL Design using Verilog System Verilog, Synthesis awareness and basic knowledge of constraint-driven design along with timing closure, Simulation and debug using testbenches and waveform analysis, Digital electronics fundamentals, Version control using GIT