Shell, Perl, Makefile, Ruby, Innovus, Fusion compiler, primetime, EDA Tools, Lower node technologies, Toplevel Physical implementation, Processor designs

static timing analysis, signal integrity analysis, full-chip physical design, pads log management, Floor Planning, RDL routing, Place And Route, bump placement, EDA Tools, Synthesis, power grid design, Timing Closure, Clock Tree Synthesis