static timing analysis, EDA tools for synthesis, VHDL, verification methodologies, RTL design using Verilog, clocking resets, Simulation, Timing Analysis, digital IC ASIC design, low-power design techniques, RTL quality tools such as Spyglass Lint CDC RDC