boundary scan , Vcs, System Verilog, Memory BIST, JTAG protocols, ATPG, Logic Equivalency checking, Gate level simulation debugging, Scan and BIST architectures

debugging low coverage, GLS, Simulation, Silicon debug on ATE, ATPG, DRC Analysis