static timing analysis, signal integrity analysis, Synthesis, pads log management, Place And Route, RDL routing, Floor Planning, power grid design, EDA Tools, full-chip physical design, Timing Closure, bump placement, Clock Tree Synthesis