Vcs, Shell, Perl, Verilog, Python, Incisive, Uvm, coverage-driven verification, systemverilog, VHDL, functional coverage closure, Questa

Verilog, formal verification, power-aware verification, Uvm, gate-level simulation, systemverilog, ASIC verification methodologies