
Search by job, company or skills
Showing 2 jobs
Skills:
low power design, Timing Closure, Synthesis, Verilog RTL development, Front-end EDA tools, RTL design verification, Digital IP ASIC design, Post silicon validation, Design quality checks
Skills:
Timing Closure, Synthesis, RTL design verification, Digital IP ASIC design, Post silicon validation, Design quality checks, low power design, Verilog RTL development, Front-end EDA tools
