Search by job, company or skills
Showing 1 job
Skills:
Timing Closure, Synthesis, RTL design verification, Digital IP ASIC design, Post silicon validation, Design quality checks, low power design, Verilog RTL development, Front-end EDA tools
We don’t charge money for job offers