pipelining , Verilog, NoC interconnects, Synopsys HAPS, Multi-FPGA partitioning, floorplanning, AMD Xilinx Vivado, Performance optimization, FPGA prototyping, systemverilog, Memory subsystems, CDC analysis, SoC architectures, FPGA timing closure, CPUs, Cadence Protium, board bring-up, Cache hierarchies