Floor Planning, block level routing, IC layout, layout dependent effects, layout of high-performance memories, top level verification, macro level assembly, EM IR quality checks

CMOS, Floor Planning, digital memory circuits, memory layout