synopsys primetime , Static Timing Analysis, Perl, Python, Tcl, SDC constraints, RTL Synthesis, STA timing constraints, ASIC SoC implementation and signoff methodologies, Synopsys Design Compiler, ECOs and timing fixes, critical path analysis, implementation flows, RTL-to-gate synthesis, Fusion Compiler, setup hold analysis, Timing Closure, timing optimization