Integration, test mode timing constraints definition, coverage analysis, DFT concepts, Scan Insertion, Transition delay test coverage analysis, Synopsis TetraMax, simulating test vectors, Asic Design Verification, equivalence check, ATPG, Cadence Encounter Test, DFTMax, Validation, DFT DRC rules, timing fixes