boundary scan , Jtag, RTL Coding, Digital design fundamentals, Low Power Checks, LINT, ASIC design flow, Analog Phy DFT, cdc

Gate Level Simulations, Tessent EDT, Genus FC Scan Insertion, Tessent MBIST, Timing, OCC SSN ATPG, NoTiming