
Search by job, company or skills
Showing 6 jobs
Skills:
C, Shell, Verilog, Python, Tcl, Systemc, Test Planning, systemverilog, constrained-random verification, transaction-level modeling, formal verification, power-aware verification, assertions, UVM-based testbench development, NoC bus and interconnect verification
Skills:
.NET, Nunit, C#, Dependency Injection, Test Data Management, Service Virtualization, Microservices, Sipp, Databases, Concurrency, Selenium, Graphql, Git, Authentication, Distributed Systems, Kubernetes, Software design principles, Extensible architecture, Authorization, Automated reporting, Event-driven integrations, Quality gates, GQL, Containerized test environments, CI/CD architecture, Playwright, API contracts, REST API automation frameworks, RESTSHARP, Asynchronous execution, SIP, Parallel execution
Skills:
static timing analysis, Logic Synthesis, Cadence-based ASIC design environments, DFT including scan testability, Lint CDC formal verification, low-power design methodologies, micro-architecture development, SystemVerilog RTL design
Skills:
graph databases , resiliency , Spring Boot, Microservices, React, Typescript, Distributed Systems, Python, Java, DevSecOps, Data Governance, Containers, Rest Apis, embeddings, Privacy, Operational Risk, vector databases, Security, enterprise integration patterns, cloud-native platforms, Operational Excellence, semantic search, observability, RAG architectures, orchestration frameworks, auditability, Generative AI, Regulatory Compliance, Agentic AI, ontology-based architectures, Knowledge Graphs
Skills:
Golang, Distributed Systems, Containers, File Systems, Microservices, Infrastructure Services, Cloud Storage, Databases, Gcp, Rest Apis, Azure, Python, Kubernetes, AWS, Go, CI CD
Skills:
logic bist , Unix, Linux, Perl, Python, Tcl, DFT verification, scan compression, Memory BIST, Cadence DFT solutions, Design-for-Test architecture, Debug, JTAG IEEE 1149.1, DFT methodologies, Siemens Tessent, At-speed testing, Scan architecture, ATPG, Synopsys, Fault Simulation, IJTAG IEEE 1687
