static timing analysis, asynchronous FIFO implementation, Synthesis, PCIe protocol stack, PXC interfaces, waveform debugging, CDC design principles, RTL design using Verilog, Simulation Tools, DMA engines, systemverilog, MSI interrupt handling, linting, formal verification, assertion-based design methodologies, transaction layers