C, Verilog, automation, Scripting, coverage closure, RTL testbench debugging, Uvm, systemverilog

Perl, Vcs, Python, Tcl, Verdi, Xcelium, ARM CPU Subsystem CPUSS verification, Uvm, systemverilog, AMBA CHI coherency and interconnect protocols