Clock Tree Synthesis (CTS), Unix, Linux, Perl, CTS optimization, Low power verification, Asic Design Verification, floorplanning, Placement, power analysis, PNR implementation

Routing, IR Drop Analysis, Synthesis, ICC Innovus, Extraction, floorplanning, Placement, P R skills, Signal Integrity, Power Physical Verification, GDSII