logic bist , boundary scan , Scan Insertion, Multi-voltage power-gated designs, Transition Path Delay, MBIST, Synopsys TestMAX, Scan compression, Siemens Mentor Tessent, DFT architecture, ATPG, Cadence Modus, IEEE 1149.1, Hierarchical DFT, Stuck-at