static timing analysis, Python, Tcl, primetime, Tempus, high-speed design timing convergence, constraints synthesis, Clock Tree Synthesis, ECO flows

hardware engineering , Deep sub-micron technology, ASIC design flows, Physical design methodologies, Circuit Design, device physics, Floorplan, Netlist2GDS