Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 2 jobs
Skills:
boundary scan , Vcs, System Verilog, Memory BIST, JTAG protocols, ATPG, Logic Equivalency checking, Gate level simulation debugging, Scan and BIST architectures
Skills:
boundary scan , Vcs, Static Timing Analysis, System Verilog, DFT CAD development, Memory BIST, Logic Equivalency checking, Post-silicon validation, P1687, Gate level simulation debugging, Scan and BIST architectures, Verilog design, ATE patterns, JTAG protocols, ATPG, Test Architecture Methodology
