C, Perl, Python, Tcl, Formal Verification methods, Formal verification techniques

Rtl Design, Synthesis, ASIC development cycle, formal verification, ASIC design methodologies, architecture, Verification

Asic, Rtl Design, Analytical Skill, Problem Solving Skills, formal verification